



## A Novel Design of Penternary Inverter Gate Based on Carbon Nano Tube

Mahdieh Nayeri<sup>1</sup>, Peiman Keshavarzian\*<sup>1</sup>, Maryam Nayeri<sup>2</sup>

<sup>1</sup>Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.

<sup>2</sup>Department of Electrical Engineering, Yazd Branch, Islamic Azad University, Yazd, Iran.

(Received 23 Dec. 2017; Revised 16 Jan. 2018; Accepted 21 Feb. 2018; Published 15 Mar. 2018)

**Abstract:** This paper investigates a novel design of penternary logic gates using carbon nanotube field effect transistors (CNTFETs). CNTFET is a suitable candidate for replacing MOSFET with some useful properties, such as the capability of having the desired threshold voltage by regulating the diameter of the nanotubes. Multiple-valued logic (MVL) such as ternary, quaternary, and penternary is a promising alternative to the binary logic design, because of less complexity, less computational step and reduced chip area. We propose two penternary inverters which are designed in the multiple-valued voltage mode based on CNTFET. In the first proposed design, the resistors are used to implement penternary logic whereas, in the second proposed design, they are replaced with the transistors. Extensive simulation results using HSPICE represent that the two proposed designs reduce significantly the power consumption and delay and sensitivity to process variations as compared to the state-of-the-art penternary logic circuit in the literature.

**Key words:** CNTFET, Delay, Multiple-Valued Logic, Inverter, Penternary, Power Consumption.

### 1. INTRODUCTION

According to Moore's law, the number of transistors on a chip doubles approximately every 18 months. However, scaling down of the metal oxide semiconductor field effect transistor (MOSFET) leads to some problems and critical challenges such as short channel effect, increasing the gate leakage current, high power density [1-2]. To overcome these limitations, carbon nanotube field effect transistor has introduced a promising device due to the unique structure and excellent electrical properties [3]. The band gap of carbon nanotubes is an important parameter for the measurement of the threshold voltage ( $V_{th}$ ) which is dependent on the nanotube diameter. Therefore, a multi-

---

\* Corresponding author, E-mail: [Keshavarzian@iauk.ac.ir](mailto:Keshavarzian@iauk.ac.ir)

threshold circuit design can be done by using different diameters in the CNTFETs. The merits of CNTFETs enable to make low-power and high-performance logic gate.

The multiple-valued logic has interested among circuit and system designers. MVL circuits support more than two levels of logic. Using MVL circuits decreases power consumption, chip area, computation steps, and interconnection. Furthermore, MVL logic increases the bandwidth data transfer. Several studies have been accomplished in MVL logic gate and arithmetic circuits based on CNTFET. For instant, Raychowdhury *et al.* [4] designed the first ternary circuit based on CNTFET. They found that the ternary circuit requires  $\log_2^3$  times less computation compared to the binary circuit. Lin *et al.* [5] proposed the modified ternary logic gate. They reported significant improvement in terms of power-delay product (PDP). Moaiyeri *et al.* [6] proposed new high-speed quaternary logic gates. In this paper, the novel design of ultra-low power pentenary inverter gate based on CNTFET is proposed.

The rest of the paper is organized as follows: A brief review of CNTFET and multiple-valued logic for pentenary logic are discussed in section 2. Two proposed of the pentenary inverters are scrutinized in section 3. After that, the performance of the circuit through process variation is discussed in section 4. Finally, in Section 5 conclusions are given.

## 2. REVIEW


### A. Brief Review of CNTFET

Carbon nanotubes are formed by rolling the graphene sheets. They are classified into two groups which are called single-wall CNT (SWCNT) and multi-wall CNT (MWCNT).

The chiral-dependent properties of SWCNTs cause which behave metal or semiconductor. The chirality vector is represented by the integer pair  $(n, m)$ . The nanotube is metallic if  $n=m$  or  $n-m=3i$ , where  $i$  is an integer. Otherwise, the nanotube is semiconductor. The semiconducting SWCNTs are employed as a channel of CNTFETs. The diameter of a CNT ( $D_{\text{cnt}}$ ) in terms of  $(n, m)$  can be calculated as follows [11]:

$$D_{\text{cnt}} = 0.0783 \sqrt{n^2 + nm + m^2} \quad (1)$$

Figure 1 shows the structure of CNTFET. The CNTFET has four terminals. Doped CNT segments are placed between the gate and the source/drain, whereas undoped semiconducting nanotubes are placed under the gate as a channel region.



**Fig.1.** The structure of CNTFET.

The threshold voltage of CNTFET ( $V_{th}$ ) is the required parameter to turn on the transistor [12-13].  $V_{th}$  is defined as follows:

$$V_{th} = \frac{0.43}{D_{cnt}} \quad (2)$$

Where,  $D_{cnt}$  is the diameter of the CNT. CNTFETs provide a unique opportunity to control threshold voltage by changing the chirality vector, or the diameter of the CNT. In this paper, we use a multi-diameter CNTFET-based design for pentenary logic implementation.

### **B. Review of MVL Design**

If we consider  $f(X)$  as an  $m$ -valued  $n$ -variable function, where  $X = \{x_1, x_2, x_3, \dots, x_n\}$  and each  $x_i$  can get values from  $M = \{0, 1, 2, \dots, m-1\}$ . Thus,  $f(X)$  is a mapping  $f: M^n \rightarrow M$  and hence there are  $m^{m^n}$  different functions possible in the set  $f$ . Most common MVL is a ternary logic, which contains three significant logic levels. These logic levels include 0,  $\frac{1}{2}V_{dd}$ , and  $V_{dd}$  voltage levels. Similarity, the quaternary and pentenary (five-valued) systems can be defined [14-18]. The quaternary logic includes 0,  $\frac{1}{3}V_{dd}$ ,  $\frac{2}{3}V_{dd}$ , and  $V_{dd}$  voltage levels.

Furthermore, the pentenary logic includes 0,  $\frac{1}{4}V_{dd}$ ,  $\frac{1}{2}V_{dd}$ ,  $\frac{3}{4}V_{dd}$  and  $V_{dd}$  voltage levels. In order to reduce complexity in interconnection, power consumption, and fabrication cost [19-23], we propose a pentenary inverter gate with only one power supply.

### 3. PROPOSED DESIGN

#### A. The First Design

The penternary logic includes five significant logic levels. These logic levels can be considered as 0, 1, 2, 3, and 4 symbols which are counterpart to 0,  $1/4 V_{dd}$ ,  $1/2 V_{dd}$ ,  $3/4 V_{dd}$ ,  $V_{dd}$  voltage levels. Table1 demonstrates the truth table of the penternary inverter.

**TABLE I**  
Truth Table Of Penternary Inverter

<i>Input</i>	<i>Symbol</i>	<i>Out put</i>
0	0	$V_{dd}$
$1/4 V_{dd}$	1	$3/4 V_{dd}$
$1/2 V_{dd}$	2	$1/2 V_{dd}$
$3/4 V_{dd}$	3	$1/4 V_{dd}$
$V_{dd}$	4	0


The parameters of the CNTFET model [24] and their values and brief descriptions are given in Table II.

**TABLE II**  
Characteristics of The Used CNTFET Model

Parameter	Brief description	Value
Lch	Physical channel length	$\geq 10\text{nm}$
Lss	The length of doped CNT source-side extension region	$\geq 10\text{nm}$
Ldd	The length of doped CNT drain-side extension region	$\geq 10\text{nm}$
Lgeff	The scattering mean free path in the intrinsic CNT channel and S/D regions	100nm
Pitch	The distance between the centers of two neighboring CNTs within the same device	20nm
Leff	The mean free path in p+/n+ doped CNT	$\geq 15\text{nm}$
Sub-pitch	Sub-lithographic pitch	$\geq 4\text{nm}$
Kox	The dielectric constant of high-k top gate dielectric material ( $\text{HfO}_2$ )	16
T <sub>ox</sub>	The thickness of high-k top gate dielectric material	4
K sub	The dielectric constant of substrate ( $\text{SiO}_2$ )	4
C sub	The coupling capacitance between the channel region and substrate ( $\text{SiO}_2$ )	40 aF/ $\mu\text{m}$
E <sub>f</sub>	The Fermi level of the doped S/D tube	6eV
Phi-M	The work function of source/drain metal contact	4.6eV
Phi-S	CNT work function	4.5 eV

The first proposed penternary inverter gate is designed based on CNTFET, which is shown in figure 2(a). This design consists of five CNTFETs with resistive pull-up. The resistors are used for making of accurate voltage levels.

The threshold voltages of CNTFETs are determined by Eq (2). The power supply voltage is 0.9V. The threshold voltage of an n-type CNTFET is 0.8, 0.56, 0.3, 0.12V respectively. For p-type CNTFET, the threshold voltage is 0.12V.



**Fig. 2** a) The first proposed design. b) The transient response.

As seen in figure 2(a), when the input value is 0V, all n-type CNTFETs are off and only p-type CNTFET is on. Therefore, the output is  $V_{dd}$ . When the input value reaches around  $1/4 V_{dd}$ , only T4 and T5 are on and the output is  $3/4 V_{dd}$ . By increasing the input value to  $1/2 V_{dd}$ , T4, T3, and T5 are turned on and the output becomes  $1/2 V_{dd}$ . If the input value is around  $3/4 V_{dd}$ , T4, T3, T2, and T5 are on and the output is  $1/4 V_{dd}$ . Finally, if the input value is  $V_{dd}$ , all of CNTFETs are on and the output is 0V. The transient responses of the proposed design are demonstrated in figure 2(b).

### B. The Second Proposed Design

In this design, the resistors are replaced with the proper transistor. The reason is that the resistor occupies the large area of the chip and causes difficulty for fabrication. Using the transistor reduces delay significantly. The second proposed design has the least PDP. Figure 3 shows the schematic of circuit design. T6, T7, T8, and T9 are the transistors that are replaced with the resistors. The chirality of these transistors is (19, 0).




Fig. 3 The second proposed design.

In similar HSPICE parameter with the first design, results show that PDP of the second proposed design is  $21.90 \times 10^{-18}$  and the PDP of the first one is  $88.9936 \times 10^{-18}$ . The second design achieves more than 300% improvement over in terms of PDP. Furthermore, this design significantly improves than [18], [1]. The results are listed in Table III.

TABLE III  
Simulation Results of The Pentenary Inverter

Design	Power (e-6w )	Delay (e-12s)	PDP ( e-18J)	Number of transistors
First proposed design	3.9225	22.688	88.9936	5
Second proposed design	3.7264	5.877	21.90	9
Ref [14]	3.41	7.85	267.685	14
Ref [1]	1.9560	65.126	127.3864	12

## 4. SIMULATION RESULTS AND DISCUSSION

The sensitivity to process variations and fabrication inaccuracies are the most important challenges in designing of nanoscale circuits. Therefore, variations of

oxide thickness, delay, and power consumption are examined.




Fig. 4 Power consumption as a function of temperature.

As shown in figure 4, by increasing the temperature, power consumption remains unchanged.




Fig. 5 Maximum delay variation as a function of temperature.

Figure 5 illustrates that the maximum delay as the function of temperature. The temperature changes range from 20 °c to 100 °c. For first design, the delay reduces in 40°C. In the second design, which has a lower delay, the variation is insensible.




Fig. 6 Maximum delay as a function of  $T_{ox}$ .

Figure 6 indicates the maximum delay versus  $T_{ox}$ . As found in figure 6, by increasing the  $T_{ox}$ , the maximum delay is increased in the first design. In the second design, the minimum delay is for  $T_{ox}=40\text{nm}$ .




Fig. 7 Power consumption as a function of  $T_{ox}$ .

The figure 7 exhibits that increasing  $T_{ox}$  reduces the power consumption in both first and second designs.

## 5. CONCLUSION

We have proposed a new design for MVL design based on CNTFETs. The novelty of this paper lies in the fact that a new voltage-mode penternary inverter has been developed. In the first proposed design has been used the resistors by employing accurate voltage divider and the second proposed design contains the transistors which have been replaced the resistors. The Synopsys HSPICE

simulator has been used for examining the circuits. Simulation results show that the power consumption and PDP and sensitivity to process variations are reduced significantly as compared to existing penternary design. Both proposed designs have worked properly at different temperature and  $T_{ox}$ . Increasing the temperature doesn't effect on the power consumption whereas, by increasing the  $T_{ox}$ , the power and delay are reduced.

## REFERENCES

- [1] Moaiyeri, Mohammad Hossein, Reza Faghieh Mirzaee, Akbar Doostaregan, Keivan Navi, and Omid Hashemipour. *An universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits*. IET Computers & Digital Techniques 7(4) (2013,Jul) 167-181.
- [2] Mehrabani, Yavar Safaei, and Mohammad Eshghi. *Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology*. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24(11) (2016,Nov) 3268-3281.
- [3] Sahoo, Subhendu Kumar, Gangishetty Akhilesh, Rasmita Sahoo, and Manasi Muglikar. *High-Performance Ternary Adder Using CNTFET*. IEEE Transactions on Nanotechnology 16(3) (2017, May) 368-374.
- [4] Raychowdhury, Arijit, and Kaushik Roy. *Carbon-nanotube-based voltage-mode multiple-valued logic design*. IEEE Transactions on Nanotechnology 4(2) (2005, Mar) 168-179.
- [5] Lin, Sheng, Yong-Bin Kim, and Fabrizio Lombardi. *CNTFET-based design of ternary logic gates and arithmetic circuits*. IEEE transactions on nanotechnology 10(2) (2011, Mar) 217-225.
- [6] Moaiyeri, Mohammad Hossein, Keivan Navi, and Omid Hashemipour. *Design and evaluation of CNFET-based quaternary circuits*. Circuits, Systems, and Signal Processing 31(5) (2012,Oct) 1631-1652.
- [7] Keshavarzian, Peiman, and Keivan Navi. *Optimum quaternary galois field circuit design through carbon nano tube technology*. . Presented at ADCOM 2007 at,[Online]. Available: <https://ieeexplore.ieee.org/abstract/document/4425975/>
- [8] Sharifi, Fazel, Mohammad Hossein Moaiyeri, and Keivan Navi. *A novel quaternary full adder cell based on nanotechnology*. International Journal of Modern Education and Computer Science 7(3) (2015, Mar) 19.
- [9] Sharifi, Fazel, Mohammad Hossein Moaiyeri, Keivan Navi, and Nader Bagherzadeh. *Ultra-low-power carbon nanotube FET-based quaternary logic gates*. International Journal of Electronics 103(9) (2016, Sep) 1524-1537.
- [10] Sharifi Fazel, Mohammad Hossein Moaiyeri, Keivan Navi, and Nader Bagherzadeh. *Quaternary full adder cells based on carbon nanotube FETs*. Journal of Computational Electronics 14(3) (2015, Sep) 762-772.

- [11] Cho, Geunho, and Fabrizio Lombardi. *Design and process variation analysis of CNTFET-based ternary memory cells*. Integration, the VLSI Journal 54(1) (2016, Jun) 97-108.
- [12] Karimghasemi-rabori, Malakeh, and Peiman Keshavarzian. *Design and Implementation of MOSFET Circuits and CNTFET, Ternary Multiplier in the Field of Galois*. Journal of Advances in Computer Research 8(1) (2017, Feb) 129-142.
- [13] Sahoo, Subhendu Kumar, Gangishetty Akhilesh, Rasmita Sahoo, and Manasi Muglikar. *High-Performance Ternary Adder Using CNTFET*. IEEE Transactions on Nanotechnology 16(3) (2017, May) 368-374.
- [14] Moaiyeri, Mohammad Hossein, and Keivan Navi. "Robust Carbon Nanotube Field Effect Transistor-Based Pentenary Logic Circuits." *Journal of Computational and Theoretical Nanoscience* 11(9) (2014, Sep) 2055-2062.
- [15] Moaiyeri, Mohammad Hossein, Reza Faghieh Mirzaee, Keivan Navi, and Omid Hashemipour. *Efficient CNTFET-based ternary full adder cells for nanoelectronics*. Nano-Micro Letters 3(1) (2011, Mar) 43-50.
- [16] Moaiyeri, Mohammad Hossein, Akbar Doostaregan, and Keivan Navi. *Design of energy-efficient and robust ternary circuits for nanotechnology*. IET Circuits, Devices & Systems 5(4) (2011, Jul) 285-296.
- [17] Keshavarzian, Peiman, and Keivan Navi. Universal ternary logic circuit design through carbon nanotube technology. *International Journal of Nanotechnology* 6(10-11) (2009, Jan) 942-953.
- [18] Keshavarzian, Peiman, and Keivan Navi. *Efficient carbon nanotube galois field circuit design*. IEICE Electronics Express 6(9) (2009, May) 546-552.
- [19] Sridharan, K., Sundaraiah Gurindagunta, and Vikramkumar Pudi. *Efficient multi ternary digit Adder design in CNTFET technology*. IEEE transactions on Nanotechnology 12 (3) (2013, May) 283-287.
- [20] Lin, Sheng, Yong-Bin Kim, and Fabrizio Lombardi. *Design of a ternary memory cell using CNTFETs*. IEEE transactions on nanotechnology 11(5) (2012, Sep) 1019-1025.
- [21] Moaiyeri, Mohammad Hossein, Reza Chavoshisani, Ali Jalali, Keivan Navi, and Omid Hashemipour. *Efficient radix-r adders for nanoelectronics*. International Journal of Electronics 103 (2) (2016, Feb) 281-296.
- [22] Sharifi, Fazel, Mohammad Hossein Moaiyeri, Keivan Navi, and Nader Bagherzadeh. *Ultra-low-power carbon nanotube FET-based quaternary logic gates*. International Journal of Electronics 103(9) (2016, Sep) 1524-1537.
- [23] Ebrahimi, Seyyed Ashkan, Mohammad Reza Reshadinezhad, Ali Bohlooli, and Mahyar Shahsavari. *Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits*. Microelectronics Journal 53 (2016, Jul) 156-166
- [24] J.Deng and H.-S. P.Wong, *A compact SPICE model for carbon nanotube field-effect transistors including nonidealities and its application—part I: model of the*

*intrinsic channel region*, IEEE Transactions on Electron Devices, 54 (12) (2007, Dec) 3186–3194.

